A new design method is presented for the design of PLL loop filters for carrier recovery, bit timing or other synchronization loops given phase noise spectrum and noise level. Unlike the conventional designs, our design incorporates a possible large decision delay and S-curve slope uncertainty. Large decision delays frequently exists in modern receivers due to, for example, a convolutional decoder or an equalizer. The new design also applies to coherent optical communications where delay in the loop limits the laser line width. We provide an easy to use complete design procedure for second order loops. We also introduce a design procedure for higher order loops for near-optimal performance. We show that using the traditional second order loop is suboptimal when there is a delay in the loop, and also show large improvements, either in the amount of allowed delay, or the phase error variance in the presence of delay.
Introduction
The phase locked loop (PLL) principle is being successfully used for decades for tracking the carrier phase and the bit timing. First or second order loops are sufficient in most cases. Optimal design of PLL without delay in the presence of oscillator phase noise is well known [ll] , [14] . Most modern communication receivers incorporate coding and/or equalization and/or partial response detectors, and it is advantageous or sometimes necessary to use the output of the decoder or equalizer for data detection before phase or timing error information is produced for the synchronization loop [6], [17] . The decoder and/or equalizer creates delay into the operation of the PLL used for the synchronization, and for the case when such delay becomes problematic, several authors proposed combined detection and phase tracking, for example [19] , or use less reliable tentative decisions [20] . Between the two loops, the major problem is in the carrier tracking loop since it needs to be wide enough to track the oscillator phase noise. The timing loop works at the symbol rate rather 'Oded Yaniv and Dan Raphaeli are at the Faculty of Engineering, Department of Electrical Engineering Systems, Tel Aviv University, Tel Aviv 69 978, Israel. E-mail: yanivQeng.tau.ac.il, danrQeng.tau.ac.il than carrier frequency, therefore its phase noise is normally lower and the loop is allowed to be narrow. However, sufficient delay which can be caused by the decoder (for example turbo decoder) can be problematic even for timing loops. The problem of loop design becomes complicated when there is a large uncertainty in the phase detector S-curve slope, which translates to uncertainty in the loop gain. Causes for such uncertainty are numerous, such as residual errors after AGC (or no AGC) in mobile receivers or in burst mode receivers, error rate change in decision feedback loops, timing errors, and ISI.
When significant delay is incorporated into the PLL, the second order loop which is traditionally used is far from being optimal and a new loop filter design is desired. The design presented in this paper is very close to optimal with respect to the mean square error of the phase in the presence of a known delay, phase noise spectrum, requirements for specific gain and phase margins and given loop gain uncertainty. These margins should be kept for any gain (within the range of uncertainty) of the PLL open loop. These combined design constrains are known in the feedback control community as mixed H2/H, synthesis with output feedback and plant uncertainty.
We use the notation upper gain margin for the maximum amount of loop gain which the PLL can loose without loosing stability, and lower gain margin for maximum increase in loop gain without loosing stability. Both gain and phase margins ensure fast settling step response and eliminate closed loop resonances. For third and higher order PLLs, lower as well as upper gain margins are mandatory in order to guarantee the stability of the PLL.
A general treatment of optimal controller design for loop having only rational transfer functions in the loop is given in [HI. Design of optimal PLL with pure delay can be executed to an arbitrary accuracy using a Pad6 approximation of high enough order [9]. The outcome of course will be a complex loop filter, but second order approximation leads to satisfactory results. Unfortunately, for a large delay the optimal design will not satisfy the margins constrains. The approach taken here to solve the optimization is a design process composed of two steps. The first step is the solution of the optimal controller for PLL with delay when a Pad6 approximation replaces the delay. The second step is based on the feedback synthesis theory known as QFT was shown how to design an optimal PI loop filter, and it was shown that the optimal loop filter of the PI form is not satisfactory in case of significant delay and/or reasonable gain uncertainty.
The proposed design methodology suits also other fields such as optical communication using coherent detection and RF synthesizers. Although the theory developed here takes place in the continuous time, the same approach can be used for a discrete time PLL.
Most of the work on PLL with delay was done in the framework of optical communications. In [2] the loop filter complexity was bypassed, for the usual laser phase noise spectrum, M l/f2, assuming the loop filter is of the PI form, 2(w, + wft, and a design technique to calculate the optimal w, was presented. In [16] , first and second Pad6 approximations were used to estimate the degradation of the phase noise variance compared to zero delay, the loop filter again is of the PI form. lkeatment of the effect of time delay on the over-all phase error variance was also discussed in [lo] .
Here again the same simplified PI loop filter was used and the optimal criterion was the parameter w, which was calculated numerically. The significance of the loop delay on the stability of discrete time PLL was discussed quantitatively in [3]. Finally we would like to mention that loop delay also degrades the PLL loop pull-in rage.
Statement of the Problem
There are various forms for PLLs, however, without loss of generality we can treat the basic PLL form used for tracking a sinusoid of frequency WO. The PLL model used here consists of a phase detector, loop filter F ( s ) , VCO and an optional pure delay which represents the undesired effect, for example, of a decision delay in a decision feedback loop. The inputs to the phase detector are two signals: The sum of the carrier with phase modulation or phase noise 8 ( t ) and noise n(t)
and the VCO output v ( t ) = JZcos(wot + e@)).
The output of the phase detector, assuming it includes an appropriate low-pass filter, is
In other forms of PLL the function sin($) may be replaced with other appropriate functions which are frequently called S-curve. When tracking, the PLL can be approximated for small phase errors by the linear model and its open loop transfer function is
Our problem is to design a loop filter, F ( s ) , which minimizes the phase error variance a:, subject to the following data and constrains:
The power spectral density of the noise, n, is (P,(w).
The power spectral density of the phase modulation or phase noise, 8, is +e(w). We assume that 8 and n are uncorrelated.
The open loop delay is T .
The phase detector gain, A , is fixed but, only known to belong to an interval A E [AI, A21 where A1 and A2 are known (it reflects for example AGC inaccurac:es). Note that if A changes slowly within its allowed interval, the closed loop response in the time range, where A is about 
The Proposed Algorithm
The variance of the phase error is Using the notation N M = UapUmp where U a p is all-pass and Urn, a stable minimum-phase, the integrand of equation (6) reduces to 2 l(u&'MY4n),,l + I(U&'MY4n),, -urnpdnQl2
From equation (7) Let us assume that the gain and phase margin specifications are of the following form (the other margin form, equation (2), is treated similarly)
Using the notation and assuming that L can be approximation by PF inequality (14) reduces to the following binary inequality on the transfer function X(s)
Moreover, since the 2-norm of u,2(Qopt) is less than the 2-norm of a:(&) by the 2-norm of X(s). Inequality (16) and equation (17) translate our problem into the following problem: Find a stable transfer function, X(s), whose 2-norm is as small as possible such that inequality (16) is true for all w . The solution we seek will be of equation (4), where Q is defined in equation (15) . This problem, with some modification, can be solved within the framework of the feedback synthesis theory known as QFT [4], [13] , [12] . The QFT technique modified t o our problem, as stated above, is now described with the help of an example.
Example
This is a practical design example for coded-modulation system employed by the company HeliOss Communication Inc., Waltham MA, USA, who build a very high speed, 155Mbps, microwave link at around 30GHz for transmission of SDH/SONET. They use convolutionally coded QAM modulation 40GHz. The relevant parameters are as follows: The required minimum Eb/No of the coded bits is IldB, and the decoder delay is 77 bits. Assuming correct symbols fed back, The normalized noise spectral density is = -93dB/Hz. The measured phase noise in the relevant frequency range in can be approximated by the function transfer function 756/w4.The noise assumed white, and the system delay is 0.5 -lO-%ec. It is required to design the PLL filter, F ( s ) , such that phase margin of 40" will be guaranteed when the AGC uncertainty can be any value in the interval [l, 21 (6dB range). We have computed the optimal loop (with no margin constrains). The optimal solution has gain margin 9dB and phase margin 38", which does not satisfy the closed loop requirements. The phase error result using this loop is [T = 2.3. The result of the PI loop design for 40" and 6dB is a = -32.3dB and b = 7 which gives 7Ts+ 1 0.0243-T2s2 ' and the phase error result is [T = 9.5. The result of the optimal design subject to the margins and uncertainty constrains using the technique presented here is (s in krad/sec.), (s + 7100)(s + 4350)(s + 1600)(s + 420) s2(s + 1100)(s2 + 23000s + 123000) '
and the phase error result is [T = 4.9, which is 5.75dB improvment.
The Solution for @~( w ) oc w-4 and white noise
Since the near-optimal design method described above is quite complex, we have chosen a very common case of parameters and solved it fully. The result is a cook-book for PLL design with delay, which can be used if the phase noise spectrum can be approximated as @o(w) cc wA4 and if the margins assumed here are appropriate. Let where Bo is constant and NO is the usual white noise density. Using the tion L(s) = e-8TLO(s), equation (3) 
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We therefore use the design technique developed here to present a PLL designer LO(S)'S which suits different BE'S.
We limit ourselves to Lo(s)'s which have only two free integrators in the origin, phase margin 40" and uncertainty 6dB (it is equivalent to phase margin 40" and gain, margin 16dB which is in the reasonable PLL operation range). 
Loop Filters Having a PI Fcrm
A reduced order loop filter is a loop filter which has less poles and zeros than the optimal loop filter. There are thrl?e reasons for using a reduced order loop filter, these are: (i) reduction of computation effort in real time; (ii) the design of a reduced order loop filter may be simpler and faster; and (iii) the reduced order loop filter can be close enough to the optimal loop filter. The drawback of using a reduced order loop filter where Bo is constant and NO is the usual white noise density. thus the a, b pairs which minimize uf depend only on the single parameter n. Note that n = B12 defined in equation (20) but we use n for clarity. Let {ao(n), bo(.)} be the point that minimizes u: as a function of n. The curve {ao(n), bo(n)} is plotted on top of the +curves in Fig. 2 . Let us further denote the intersection point of the curve {ao(n), bo(.)} with a +curve by ao(+), bo($) and no(+). For example, if phase margin of 40" is required assuming no gain uncertainty, then 6 = 13.8, a0 = -26.3dB and bo = 7.8. ao(n), bo(n) were calculated as follows: first u: in equation (23) is written as ut = nBL + u i .
Hence, uo(n), bo(n) minimizes u," for some n if
The two partial derivative ratios in expressions (25) where calculated along each of the +curves in Fig. 2 and it was found that they have a unique intersection, whose n value is written on its +curve in Fig. 2 . This proves, numerically, that o:(n) has a unique minimum. Moreover, we observe that n(q5) is a monotonicaly increasing function of q5. 
Conclusions
We have presented a design method for near optimal PLL taking into consideration the phase noise, the thermal noise, the undesired but unavoidable loop delay caused by delayed decisions and margins for protection from gain uncertainty and insuring good step response. The method is general and can be used with any PLL. We find its main application in carrier tracking since a wide loop bandwidth is required to track the phase noise. We do not limit the loop order to be second order, and we demonstrate a large performance gain with respect to a well designed second order loop.
